Texas Instruments' ISO7842 are high-performance, quad-channel digital isolators with 8000 VPK isolation voltage. These devices are being reviewed for reinforced isolation certification by VDE and CSA. These isolators provide high electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/O’s. Each isolation channel has a logic input and output buffer separated by silicon dioxide (SiO2) insulation barrier. These devices come with enable pins on each side which can be used to put the respective outputs in high impedance for multi-master driving applications and to reduce power consumption.
The ISO7842 isolators have two forward and two reverse-direction channels. In case of input power or signal loss, default output is ‘high’ for this device. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. Through innovative chip design and layout techniques, electromagnetic compatibility of ISO7842 has been significantly enhanced to ease system-level ESD, EFT, Surge and Emissions compliance. ISO7842 isolators are currently available in a 16-pin SOIC wide-body (DW) package.
| Features |
|
- Signaling rate: up to 100 Mbps
- Wide supply range: 2.25 to 5.5 V
- Wide temperature range: –55°C to 125°C
- Low power consumption, typical 1.7 mA per channel at 1 Mbps
- Low propagation delay: 11 ns typical (5 V supplies)
|
- Industry leading CMTI: ±100 kV/µs
- Robust Electromagnetic Compatibility (EMC)
- System-level ESD, EFT, and surge immunity
- Low emissions
- Isolation barrier life: > 25 years
|
Settings
Fast Delivery
Free Shipping
Incoterms
Payment Types
Marketplace Product
Texas Instruments' ISO7842 are high-performance, quad-channel digital isolators with 8000 VPK isolation voltage. These devices are being reviewed for reinforced isolation certification by VDE and CSA. These isolators provide high electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/O’s. Each isolation channel has a logic input and output buffer separated by silicon dioxide (SiO2) insulation barrier. These devices come with enable pins on each side which can be used to put the respective outputs in high impedance for multi-master driving applications and to reduce power consumption. 
India