Settings
Fast Delivery
Free Shipping
Incoterms
Payment Types
Marketplace Product
Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Slide 18
Slide 19
Slide 20
Slide 21
Slide 22
Slide 23
Slide 24
Slide 25
Slide 26
Slide 27
Slide 28
Slide 29
Slide 30
Slide 31
Slide 32
Slide 33
Slide 34
Slide 35
Slide 36
Slide 37
Slide 38
Slide 39
Slide 40
Slide 41
Slide 42
Slide 43
Slide 44
Slide 45
Slide 46
Slide 47
Slide 48
Slide 49
Slide 50
Slide 51
Slide 52
Slide 53
Slide 54
Slide 55
Slide 56
Slide 57
Product List
Blinking a display requires setting a fixed time interval and toggling the segment outputs of the associated blinked segments. Typically, this was done with CPU overhead to set a time base and then using firmware to toggle the segment ON and OFF. That method has the disadvantage of requiring CPU overhead and increasing power consumption. The LCD controller in Silicon Labs devices provides the capability to blink segments via hardware greatly reducing the system power consumption. The rate at which segments blink is a function of the refresh rate and is set using the LCD0TOGR register. The equation for the toggle (blink) rate is shown above and is set using the lower 4 bits of the toggle register. The number of segments that can be blinked is dependent on the mode used. There is only one memory location that is used to set which segments blink, ULPMEM00, which represents at most 8 segments. Therefore, when in static mode two segments can blink since there are only two segments referenced to COM0 in ULPMEM00, bit 0 and bit 4. When using the 4 mux mode all bits in ULPMEM00 represent a segment so a total of 8 segments can be blinked. The LCD0BLINK register provides a mask to set the segments in the LCD0 and LCD1 ULP memory area that will blink. If a LCD0BLINK bit is set then the segment will blink at the rate specified in the TOGR bits.
PTM Published on: 2011-05-13
India